A directory of Objective Type Questions covering all the Computer Science subjects. Here you can access and discuss Multiple choice questions and answers for various compitative exams and interviews.

51. The output of a JK flipflop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions.
a. By applying J = 0, K = 0 and using a clock.
b. By applying J = 1, K = 0 and using the clock.
c. By applying J = 1, K = 1 and using the clock.
d. By applying a synchronous preset input.
View Answer Report Discuss Too Difficult! Search Google
Answer: (c).By applying J = 1, K = 1 and using the clock.

52. A weighted resistor digital to analog converter using N bits requires a total of
a. N precision resistors
b. 2N precision resistors
c. N + 1 precision resistors
d. N – 1 precision resistors
View Answer Report Discuss Too Difficult! Search Google
Answer: (a).N precision resistors

53. How many two input AND gates and two input OR gates are required to realize Y = BD+CE+AB ?
a. 1, 1
b. 4, 2
c. 3, 2
d. 2, 3
View Answer Report Discuss Too Difficult! Search Google
Answer: (a).1, 1

54. For JK flipflop J = 0, K=1, the output after clock pulse will be
a. 1
b. no change
c. 0
d. high impedance
View Answer Report Discuss Too Difficult! Search Google
Answer: (c).0

55. Which of following are known as universal gates ?
a. NAND & NOR
b. AND & OR
c. XOR & OR
d. None of these
View Answer Report Discuss Too Difficult! Search Google
Answer: (a).NAND & NOR

56. Which gate can be used as anti-coincidence detector?
a. X-NOR
b. NAND
c. X-OR
d. NOR
View Answer Report Discuss Too Difficult! Search Google
Answer: (c).X-OR

57. A circuit in which connections to both AND and OR arrays can be programmed is called
a. RAM
b. ROM
c. PAL
d. PLA
View Answer Report Discuss Too Difficult! Search Google
Answer: (a).RAM

58. Which logic is known as universal logic?
a. PAL logic
b. NAND logic
c. MUX logic
d. Decoder logic
View Answer Report Discuss Too Difficult! Search Google
Answer: (b).NAND logic

59. The time for which the D-input of a D-FF must not change after the clock is applied is known as
a. Hold time
b. Set-up time
c. Transition time
d. Delay-time
View Answer Report Discuss Too Difficult! Search Google
Answer: (a).Hold time

60. Minimum no. of NAND gate required to implement a Ex-OR function is
a. 2
b. 3
c. 4
d. 5
View Answer Report Discuss Too Difficult! Search Google
Answer: (c).4

Page 6 of 11