21. | Which combination of gates does not allow the implementation of an arbitrary Boolean function? |
a. | OR gates and AND gates only |
b. | OR gates and exclusive OR gate only |
c. | OR gates and NOT gates only |
d. | NAND gates only |
View Answer Report Discuss Too Difficult! Search Google |
Answer: (a).OR gates and AND gates only
|
22. | How many full adders are required to construct an m-bit parallel adder ? |
a. | m/2 |
b. | m-1 |
c. | m |
d. | m+1 |
View Answer Report Discuss Too Difficult! Search Google |
Answer: (b).m-1
|
23. | Parallel adders are |
a. | combinational logic circuits |
b. | sequential logic circuits |
c. | both a and b |
d. | None of these |
View Answer Report Discuss Too Difficult! Search Google |
Answer: (a).combinational logic circuits
|
24. | The most efficient method followed by computers to multiply two unsigned numbers is _______ . |
a. | Booth algorithm |
b. | Bit pair recording of multipliers |
c. | Restoring algorithm |
d. | Non restoring algorithm |
View Answer Report Discuss Too Difficult! Search Google |
Answer: (b).Bit pair recording of multipliers
|
25. | For the addition of large integers most of the systems make use of ______ . |
a. | Fast adders |
b. | Full adders |
c. | Carry look-ahead adders |
d. | None of the above |
View Answer Report Discuss Too Difficult! Search Google |
Answer: (c).Carry look-ahead adders
|
26. | In a normal n-bit adder , to find out if an overflow as occurred we make use of _____ . |
a. | And gate |
b. | Nand gate |
c. | Nor gate |
d. | Xor gate |
View Answer Report Discuss Too Difficult! Search Google |
Answer: (d).Xor gate
|
27. | In the implementation of a Multiplier circuit in the system we make use of _______ . |
a. | Counter |
b. | Flip flop |
c. | Shift register |
d. | Push down stack |
View Answer Report Discuss Too Difficult! Search Google |
Answer: (c).Shift register
|
28. | When 1101 is used to divide 100010010 the remainder is ______ . |
a. | 101 |
b. | 11 |
c. | 0 |
d. | 1 |
View Answer Report Discuss Too Difficult! Search Google |
Answer: (d).1
|
29. | The NAND gate output will be low if the two inputs are |
a. | 00 |
b. | 01 |
c. | 10 |
d. | 11 |
View Answer Report Discuss Too Difficult! Search Google |
Answer: (d).11
|
30. | The output of a logic gate is 1 when all its inputs are at logic 0. the gate is either |
a. | a NAND or an EX-OR |
b. | an OR or an EX-NOR |
c. | an AND or an EX-OR |
d. | a NOR or an EX-NOR |
View Answer Report Discuss Too Difficult! Search Google |
Answer: (d).a NOR or an EX-NOR
|